

FDN336P

Single P-Channel 2.5V Specified PowerTrench® MOSFET


General Description


This P-Channel 2.5V specified MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

These devices are well suited for portable electronics applications: load switching and power management, battery charging circuits and DC/DC conversion.

Features

- -1.3 A, -20 V. $R_{DS(ON)}$ = 0.20 Ω @ V_{GS} = -4.5 V $R_{DS(ON)}$ = 0.27 Ω @ V_{GS} = -2.5 V
- Low gate charge (3.6 nC typical)
- High performance trench technology for extremely low R_{DS(ON)}
- SuperSOTTM -3 provides low R_{DS(ON)} and 30% higher power handling capability than SOT23 in the same footprint





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		-20	V
V _{GSS}	Gate-Source Voltage		±8	V
I _D	Drain Current - Continuous	(Note 1a)	-1.3	А
	- Pulsed		-10	
P _D	Maximum Power Dissipation	(Note 1a)	0.5	W
		(Note 1b)	0.46	
T_J, T_{STG}	Operating and Storage Junction Tem	perature Range	-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	75	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity	
336	FDN336P	7"	8mm	3000 units	

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHAR	ACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$		-20			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_D = -250 \mu\text{A}$, Referenced to	o 25 ℃		-16		mV /°C
DSS	Zero Gate Voltage Drain Current	V _{DS} = -16 V, V _{GS} = 0 V				-1	μA
			T _J = 55°C			-10	μΑ
GSSF	Gate - Body Leakage, Forward	$V_{GS} = 8 \text{ V}, V_{DS} = 0 \text{ V}$	•			100	nA
GSSR	Gate - Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
ON CHARA	CTERISTICS (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$		-0.4	-0.9	-1.5	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	$I_D = -250 \mu\text{A}$, Referenced to	o 25 °C		3		mV /°C
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_{D} = -1.3 \text{ A}$			0.122	0.2	Ω
(,			T _J =125°C		0.18	0.32	
		$V_{GS} = -2.5 \text{ V}, I_D = -1.1 \text{ A}$	•		0.19	0.27	
D(ON)	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, \ V_{DS} = -5 \text{ V}$		-5			Α
) _{FS}	Forward Transconductance	$V_{DS} = -4.5 \text{ V}, I_{D} = -2 \text{ A}$			4		S
OYNAMIC C	HARACTERISTICS						
C _{iss}	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$			330		pF
Coss	Output Capacitance				80		pF
C _{rss}	Reverse Transfer Capacitance				35		pF
SWITCHING	CHARACTERISTICS (Note 2)						
D(on)	Turn - On Delay Time	$V_{DD} = -5 \text{ V}, I_{D} = -0.5 \text{ A},$			7	15	ns
r	Turn - On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$			12	22	ns
D(off)	Turn - Off Delay Time				16	26	ns
f	Turn - Off Fall Time				5	12	ns
Q_g	Total Gate Charge	$V_{DS} = -10 \text{ V}, I_D = -2 \text{ A}, V_{GS} = -4.5 \text{ V}$			3.6	5	nC
Q_{gs}	Gate-Source Charge				8.0		nC
Q_{gd}	Gate-Drain Charge				0.7		nC
DRAIN-SOU	RCE DIODE CHARACTERISTICS AND MAX	KIMUM RATINGS			1		1
S	Maximum Continuous Drain-Source Diode Fo	rward Current				-0.42	Α
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \ I_S = -0.42 \text{ A} \ \ \text{(Note)}$			-0.7	-1.2	V

^{1.} R_{a.k} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{a.c} is guaranteed by design while $\boldsymbol{R}_{\scriptscriptstyle{\theta CA}}$ is determined by the user's board design.



a. 250°C/W when mounted on a 0.02 in² pad of 2oz Cu.



b. 270°C/W when mounted on a 0.001 in² pad of 2oz Cu.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage

Variation with Source

Current

and Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST®	IntelliMAX™	POPTM	SPM™
ActiveArray™	FASTr™	ISOPLANAR™	Power247™	Stealth™
Bottomless™	FPS™	LittleFET™	PowerEdge™	SuperFET™
CoolFET™	FRFET™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CROSSVOLT™	GlobalOptoisolator™	MicroFET™	PowerTrench®	SuperSOT™-6
DOME™	GTO™ .	MicroPak™	QFET®	SuperSOT™-8
EcoSPARK™	HiSeC™	MICROWIRE™	QS™	SyncFET™
E ² CMOS TM	I ² C TM	MSX TM	QT Optoelectronics™	TinyLogic [®]
EnSigna™	i-Lo™	MSXPro™	Quiet Series™	TINYOPTO™
FACT™	ImpliedDisconnect™	OCX^{TM}	RapidConfigure™	TruTranslation™
FACT Quiet Series [™]		OCXPro™	RapidConnect™	UHC™
Across the boar	d. Around the world.™	OPTOLOGIC®	μSerDes™	UltraFET [®]
The Power Franchise®		OPTOPLANAR™	SILENT SWITCHER®	UniFET™
Programmable Active Droop™		PACMAN™	SMART START™	VCX TM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I15